

Assignment 7

Verify the digital error correction algorithm for the 4 bit two step ADC seen in class for a $V_{in} = 0.6V$ and a comparator offset of $0.25V$.